Design & Verification Engineer

Key Skills

Uvm Systemverilog Verification Engineer Pcie Ethernet Ddr Vhdl System Verilog Cxl Amba Python

Job Description

1. 4 to 6 Years of Experience.

2. Strong SV and UVM Knowledge. Hands-on Experience on SoC/Sub-system /block level verification, knowledge of coverage-driven methodology

3. Experience on development of Testbench from scratch and knowledge of DUT integration with verification environment.

4. Good knowledge of various EDA tools (Cadence/Synopsys/Mentor)

5. Experience on protocols like PCIe/USB/UCIe/CXL/Ethernet/AMBA/MIPI

6. Good knowledge of scripting languages like shell/perl/python/Makefile etc.

Experience : 5 - 10 Years

No. of Openings : 1

Education : Higher Secondary, Any Bachelor Degree

Role : Design & Verification Engineer

Industry Type : Manufacturing / Production / Quality

Gender : [ Male / Female ]

Job Country : India

Register to Get Relevant Jobs

Get Noticed By Top Recruiters

Become a Premium Job Seeker

  • Higher Boosting
  • Resume Highlighter
  • Verified Stamp
  • Resume Exposure

499/- for 3 months

Pay Now

Similar Jobs

Sr. Design Verification Engineer / Lead

GeniQom Technologies

  • Experience 1 - 5 yrs
  • Salary 4.3 Lac/Yr
  • Location Ahmedabad Rajkot Highway Surendranagar
Design Verification EngineerSystem VerilogUVMSoC verificationUVMwork from home

Design Verification

APAQ Technologies Pvt Ltd

Design VerificationASIC Design Verification EngineerVerilogSystem VerilogPCIE

Design verification Engineer

Tessolve Semiconductor Pvt Ltd

UVMSystem VerilogAXIAHBDebugDesign verification EngineerDesign Engineerwork from home

ASIC Design Verification Engineer

Klaxon India

  • Experience 4 - 8 yrs
  • Salary 30.0 Lac/Yr
  • Location Ahmedabad
HVLSVASVDesign Verification EngineerDesign Engineer
top